星期五, 12月 01, 2006

多處理器核心模擬程式

MulSim Multiprocessor Simulator
http://heather.cs.ucdavis.edu/~matloff/MulSim/MulSimDoc.html

A simulator for the shared-memory multiprocessor.

星期五, 10月 27, 2006

期末報告 -- 指定閱讀參考文獻 --

Tao Li, John, L.K., ADirpNB: a cost-effective way to implement full map directory-based cache coherence protocols, IEEE Transactions on Computers, Volume 50, Issue 9, Sept. 2001 Page(s):921 - 934.

Lenoski, D., Gharachorloo, K., Laudon, J., Gupta, A., Hennessy, J., Horowitz, M., Lam, M., Design of scalable shared-memory multiprocessors: the DASH approach, Compcon Spring '90. 'Intellectual Leverage'. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference., 26 Feb.-2 March 1990 Page(s):62 - 67.

Bhuyan, L. N. (ed.) Interconnection networks for parallel and distributed processing.Computer (Special issue), 20 (6), 9–75 (1987).

Bhuyan, L. N., Yang, Q. and Agrawal, D. P. Performance of multiprocessor interconnectionnetworks. Computer, 22 (2), 25–37 (1989).

Dubois, M. and Thakkar, S. Cache architectures in tightly coupled multiprocessors.Computer, 23 (6), 9–85 (1990).

Duncan, R. A survey of parallel computer architectures. Computer, 23 (2), 5–16 (1990).

El-Rewini, H. and Lewis, T. G. Distributed and Parallel Computing, Manning and PrenticeHall, 1998.

Flynn, M. Computer Architecture: Pipelined and Parallel Processor Design, Jones and Bartlett,1995.

Goodman, J. R. Using cache memory to reduce processor–memory traffic. Proceedings 10thAnnual Symposium on Computer Architecture, June 1983, pp. 124–131.

Hennessy, J. and Patterson, D. Computer Architecture: A Quantitative Approach, MorganKaufmann, 1990.

Hwang, K. and Briggs, F. A. Computer Architecture and Parallel Processing, McGraw-Hill,1984.

Ibbett, R. N. and Topham, N. P. Architecture of High Performance Computers II, Springer-Verlag, 1989.

Lewis, T. G. and El-Rewini, H. Introduction To Parallel Computing, Prentice-Hall, 1992.

Stone, H. High-Performance Computer Architecture, 3rd edition, Addison-Wesley, 1993.

星期六, 9月 23, 2006

清大電機--有關 Verilog 的課程輔助敎材

有關 Verilog 的課程輔助敎材 (點選網頁中 Stage1,2,3 部分進入閱讀)http://larc.ee.nthu.edu.tw/~jcyeh/4292/

IEEE 電子論文資料庫 網址

IEEE 電子論文資料庫 網址:http://lib.dyu.edu.tw/04_E_Resource/dyu_db/redirect.asp?fileid=70

其他 電子論文資料庫 網址:http://lib.dyu.edu.tw/04_E_Resource/dyu_db/

雙CPU核心設計 參考模擬

可用 SynaptCAD 模擬的

單CPU設計 http://www.dyu.edu.tw/~cschen/RISC%20Computer%20Design/R2000-single-sim.v

雙CPU設計 http://www.dyu.edu.tw/~cschen/RISC%20Computer%20Design/R2000-dual-sim.v

教材: Advanced Computer Architecture and Parallel Processing

書名: Advanced Computer Architecture and Parallel Processing
作者: Hesham El-Rewini and Mostafa Abd-El-Barr
出版商: John Wiley & Sons, Inc.
出版年份: 2005
ISBN: 0-471-46740-5

SynaptiCAD 使用簡介

http://www.dyu.edu.tw/~cschen/CODA/doc/syncad.doc

課程中同學可能會用到的工具軟體下載.....SynaptiCAD 試用版 下載

1. 按滑鼠右鍵, 選 [另存目標] 到硬碟目錄, 再點選執行 解壓縮 到您要的目錄......http://www.dyu.edu.tw/~cschen/Verilog%20Computer%20Design/SynaptiCAD.exe

2. 點選執行 SYNCAD.EXE

請95-上學期(95年9月)修課同學在這個訊息下, 留下自己的部落格網址....

為方便評估同學學習成效, 請在這個訊息下回POST, 留下自己的部落格網址....

回覆意見 comment 格式如下:學號, 名字(後兩字), 網址例如: S950001, XX, http://????.blogspot.com

謝謝合作.......