Tao Li, John, L.K., ADirpNB: a cost-effective way to implement full map directory-based cache coherence protocols, IEEE Transactions on Computers, Volume 50, Issue 9, Sept. 2001 Page(s):921 - 934.
Lenoski, D., Gharachorloo, K., Laudon, J., Gupta, A., Hennessy, J., Horowitz, M., Lam, M., Design of scalable shared-memory multiprocessors: the DASH approach, Compcon Spring '90. 'Intellectual Leverage'. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference., 26 Feb.-2 March 1990 Page(s):62 - 67.
Bhuyan, L. N. (ed.) Interconnection networks for parallel and distributed processing.Computer (Special issue), 20 (6), 9–75 (1987).
Bhuyan, L. N., Yang, Q. and Agrawal, D. P. Performance of multiprocessor interconnectionnetworks. Computer, 22 (2), 25–37 (1989).
Dubois, M. and Thakkar, S. Cache architectures in tightly coupled multiprocessors.Computer, 23 (6), 9–85 (1990).
Duncan, R. A survey of parallel computer architectures. Computer, 23 (2), 5–16 (1990).
El-Rewini, H. and Lewis, T. G. Distributed and Parallel Computing, Manning and PrenticeHall, 1998.
Flynn, M. Computer Architecture: Pipelined and Parallel Processor Design, Jones and Bartlett,1995.
Goodman, J. R. Using cache memory to reduce processor–memory traffic. Proceedings 10thAnnual Symposium on Computer Architecture, June 1983, pp. 124–131.
Hennessy, J. and Patterson, D. Computer Architecture: A Quantitative Approach, MorganKaufmann, 1990.
Hwang, K. and Briggs, F. A. Computer Architecture and Parallel Processing, McGraw-Hill,1984.
Ibbett, R. N. and Topham, N. P. Architecture of High Performance Computers II, Springer-Verlag, 1989.
Lewis, T. G. and El-Rewini, H. Introduction To Parallel Computing, Prentice-Hall, 1992.
Stone, H. High-Performance Computer Architecture, 3rd edition, Addison-Wesley, 1993.